

Title	Page
Cover Sheet	1
Block Diagram	2
CPU	3 - 9
DDR III DIMM	10 - 11
INTEL-PATHAN POINT PCH	12 - 20
Audio Codec	21
SIO NPCE885LCE	22
USB 3.0	23
USB2.0	24
CARD READER 5229	25
Scaler RTD2483AD	26 - 17
MSATA/mini PCI-E	28
HDMI In	29
CHARGE/Battery select	30
DC Source Power	31
System Power	32
DDR Power	33
ACPI	34
PCH Power	35
VRD_ISL95837	36
CPU_VTT_ISL95870	37
VCCSA_ISL95870	38
FAN Control/PWRBTN/SENSOR	39
NVidia-N13M-GS	40 - 46
DDR3	47 - 48
THERM / STRAPS	49
POWER MANAGEMENT/ LDO	50
N13M-GS VDDC	51
XDP	51

Alpha

MS-7807 Ver: 1.1

CPU:  
INTEL IVY BRIDGE (BGA 1023)

System Chipset:  
INTEL-HM76 (PANTHER POINT)


OnBoard Chipset:  
Audio Codec - REALTEK/ALC272  
Audio AMPLIFIER - REALTEK/ALC113  
SIO - NUVOTON/NPCE885LCE  
Scaler - REALTEK/RTD2486HD  
Flash ROM: 64 Mb SPI (CHIP)

Main Memory:  
DDRIII \* 2 (Dual Channel)

Expansion Slots:  
  
Mini PCI-e (X1) \* 1  
MSATA \* 1  
SATA \* 1  
Mini PCI-e (X1) \* 1 for HYBRID CARD

PWM:  
Controller: Intersil /ISL95837 1+1 phase

Other:  
  
USB3.0 \*2 (SIDE)  
USB2.0 (Pin header for Device)  
HDMI in\*1  
LVDS\*1




**MICRO-STAR INT'L CO.,LTD**

**MS-7807**

Size	Document Description	Rev
B	Block Diagram	1.0
Date: Tuesday, September 25, 2012 Sheet 2 of 52		

# IVYBRIDGE PROCESSOR (DMI,DP,PEG,FDI)

PEG\_ICOMPO Width:12 mils Spacing:15 mils  
PEG\_ICOMPI Width:4 mils Spacing:15 mils  
PEG\_ICOMPI Width:4 mils Spacing:15 mils




AV8062700852001\_FCBGA1023-HF

This signal can be left as no connect  
if entire eDP interface is disabled


Intel Comments:  
eDP COMP signals are required  
if integrated gfx is enabled even  
if eDP interface is disabled.




IVYBRIDGE PROCESSOR (DDR3)



IVYBRIDGE PROCESSOR (POWER)




# IVYBRIDGE PROCESSOR (GRAPHICS POWER)



R151 10-K pull-down resistor should be placed on the VCCSA VID lines.  
This will ensure the VID is 00 prior to VCCIO stability.

# IVYBRIDGE PROCESSOR (GND)









# SODIMM #B0



(R03) X13-2040400-141



D0R3SODIMM-204PS\_BLACK-RH-8



VERF: 20mil trace width & 20mil spacing











# PANTHER POINT (LVDS,DDI)



# COUGAR POINT (PCI,USB,NVRAM)











# Cougar Point (GND)













13 PCIE\_CR\_TSP > PCIE\_CR\_TSP  
 13 PCIE\_CR\_TXN > PCIE\_CR\_TXN  
 13 PCIE\_CR\_RXP > PCIE\_CR\_RXP  
 13 PCIE\_CR\_RXN > PCIE\_CR\_RXN  
 13 CLK\_CRP > CLK\_CRP  
 13 CLK\_CRN > CLK\_CRN  
 13 CLK\_CR\_DEF > CLK\_CR\_DEF

16 CARDREADER\_RST# < CARDREADER\_RST#

From System's PCIe interface






SDI Reserve

SD\_C0 C78 X C10p0000402  
 SD\_C2 C78 X C10p0000402  
 SD\_D3 C80 X C10p0000402  
 SD\_CMD C81 X C10p0000402  
 SD\_D0 C78 X C10p0000402  
 SD\_D1 C79 X C10p0000402























## 1.8 V Power For CPU & PCH




## All SYS PWROD





## PWROK DELAY

VD before PWROK >ms




Update from SLP\_S3# to VRM\_PGQ

## Discharge Circuit





# ISL95837 Single Phase For VR12 solution




MICRO-STAR INT'L CO.,LTD







# CPU\_FAN1




# GPU\_FAN




# CPU\_FAN2



# HDD\_FAN



# POWER BUTTON




# LED Board




# Switch Board



# Sensor button



# SENSOR



change to LIS3DH for WIN8


# LED control change to 3906

change 3906 to 3906

# HDD LED



# BT LED



# PWR LED





# BATTERY LED





# WIFI LED




1 BKP\_A\_000\_210 > BKP\_A\_000\_210  
 2 BKP\_A\_000\_210 > BKP\_A\_000\_210  
 3 BKP\_A\_000\_210 > BKP\_A\_000\_210  
 4 BKP\_A\_000\_210 > BKP\_A\_000\_210



# GPIOs, Thermal Sensor, I2C/GPIO Expanders



A 16MB MEMORY APERTURE SIZE  
CAN BE OBTAINED USING A SEPARATE  
ROM OF STRAPPING ROM  
A 16MB MEMORY APERTURE SIZE  
CAN BE OBTAINED USING A SEPARATE  
ROM OF STRAPPING  
SERIAL EEPROM 1M



## GPIO External SS





Table 5. N13M-G5/-N5 DDR3 Recommended Memories 128Mx16 Configuration

Configuration	Vendor	Strap	FBVDDQ/ FBVDDQ	Manufacturer Part Number	Speed Bin (MHz)	Memory Data Code Minimum	Status
128Mx16 DDR3	Samsung	0x5	1.5 V / 1.5 V	K4W2G1646C-HC11	900	1152	Production candidate
		0x6	1.5 V / 1.5 V	K4W2G1646C-BC11	1204	1204	Post-production transition
	Hynix	0x5	1.5 V / 1.5 V	H5TQ2G638FR-11C	900	1008	Production candidate
		0x6	1.5 V / 1.5 V	H5TQ2G638FR-11C	N/A	N/A	Post-production transition

Table 4. Binary Strap Mode Mapping


Strap Pin Name	Strap Mapping	Resistance	Polarity
ROM_SCL_K	SHD_ALT_ADER	10k Ω	Pull-down to GND
ROM_SI	SUB_VDEOR	10k Ω	Pull-up to VDD if VDD3M ROM exists Pull-down to GND if no VDD3M ROM
ROM_SO	VGA_DEVICE	10k Ω	Pull-down to GND (no display)
STRAP0	RAM_CFG[0]	10k Ω	See Note
STRAP1	RAM_CFG[1]	10k Ω	See Note
STRAP2	RAM_CFG[2]	10k Ω	See Note
STRAP3	RAM_CFG[3]	10k Ω	See Note
STRAP4	PCR_MAX_SPEED	10k Ω	Pull-down to GND






	<b>MICRO-STAR INT'L CO.,LTD</b>		
	<b>MS-7807</b>		
	Size Custom	Document Description <b>THAMES LVDS</b>	Rev 1.0
	Date: Tuesday, September 26, 2012		Sheet 43 of 52

# Power/Decoupling: NVVDD,3V3\_NV,GRND, and Optional


## GPU FBVDDQ Decoupling



CALIBRATION PIN	DSB1 (ohm)
FB_CAL_PU_VDDQ	42.2
FB_CAL_PU_GND	42.2
FB_CAL_PU_TERM_GND	51.1





Design guide suggest:  
 10x 4.7u under GPU;  
 8x 0.1u under GPU;  
 5x 4.7u near GPU;  
 1x 47u near GPU;  
 1x 22u near;  
 1x 330u unstuff;




To be configured as needed on the PCB



Voltage range 0.7125-1.15V






GPU Power Sequence





Memory Lower Partition B (Reserve)



Memory Upper Partition B




Table 7. DDR3 EDP-Peak at T<sub>J</sub> = 102 °C \*

Power Supply Rail	N13M-GS/-NS	N13P-GV2
	(A)	(A)
NVVD <sub>MP</sub>	32.10	50.46
NVVD <sub>TP</sub>	27.37	38.44
FBVDD+FBVDDQ	5.342	5.406
PEXVDD	1.232	1.348

## Notes:

1. Memory configurations are as defined in Table 2.
2. Highest leakage GPU, power supply rails set to maximum voltage (NVVD+2.5%, FBVDD/Q+3.0% for DDR3, PEXVDD rails + 30 mV)
3. The FBVDD and FBVDDQ data may vary with memory suppliers other than the ones specified in this document.

Table 6. DDR3 EDP-Continuous at T<sub>J</sub> = 102 °C \*

Power Supply Rail		N13M-GS/-NS	N13P-GV2
	(V)	(A)	
NVVD <sub>MP</sub>	—	25.36	32.22
NVVD <sub>TP</sub>	—	21.78	26.66
FB_DLLAVDD	1.05	0.015	0.015
FBA_PLLAVDD	1.05	0.055	0.055
PEX_IOVDD/Q	1.05	1.027	1.042
PEX_PLLVDD	1.05	0.130	0.130
PLLVD	1.05	0.038	0.038
SP_PLLVDD	1.05	0.017	0.017
VID_PLLVDD	1.05	0.041	0.041
<b>TOTAL</b>	<b>1.05</b>	<b>1.323</b>	<b>1.338</b>
FBVDD+FBVDDQ	1.5	3.246	3.116
<b>TOTAL</b>	<b>1.5</b>	<b>3.246</b>	<b>3.116</b>
PEX_SVDD_3v3/ PEX_PLL_HVDD	3.3	0.143	0.143
VDD33	3.3	0.056	0.056
<b>TOTAL</b>	<b>3.3</b>	<b>0.199</b>	<b>0.199</b>

## Notes:

1. Memory configurations are as defined in Table 2.
2. Highest leakage GPU, power supply rails set to maximum voltage (NVVD+2.5%, FBVDD/Q+3.0% for DDR3, PEXVDD rails + 30 mV)
3. The FBVDD and FBVDDQ data may vary with different memory suppliers other than the ones specified in this document.

Table 5. TDP at TDP Point T<sub>J</sub> = 102 °C \* (DDR3)

	GPU	Mem	NVVD	FBVDD		FBVDDQ		PCI Express		I/O and PLLVDD (1.8V)		I/O and PLLVDD (1.05V)		Other (3.3 V)	
Products	(W)	(W)	(A)	(W)	(A)	(W)	(A)	(W)	(mA)	(W)	(mA)	(W)	(mA)	(W)	(mA)
N13M-GS/-NS	16.60	2.88	15.13	13.99	0.64	0.95	2.14	3.21	921.63	1.03	0	0	62.70	0.07	69.60
N13P-GV2	21.90	2.99	18.78	19.25	0.67	1.01	2.20	3.30	921.60	1.03	0	0	62.70	0.07	69.60

## Notes:

1. Memory configurations are as defined in Table 2.
2. Highest leakage GPU, power supply rails set to nominal voltage
3. Display configuration: LVDS dual-link panel in 1920 x 1200
4. FBVDDQ = FBVDDQ (GPU) + FBVDDQ (Mem)
5. GPU Power = NVVD + 40% × FBVDDQ + PCI Express + I/O + PLLVDD + Other
6. Memory Power = FBVDD + 60% × FBVDDQ
7. Power is based on the highest generation of PCI Express available for this GPU.


\* Worst case TDP is at 102 °C T<sub>J</sub> with a high leakage GPU. Clock throttling occurs at 102 °C T<sub>J</sub>.



MICRO-STAR INT'L CO.,LTD

MS-7807

Size	Document Description	Rev
Custion	THERM & STRAPS	1.0
Date: Tuesday, September 25, 2012	Sheet 49 of 52	



LDO #2:  $V_{in} = +1.32V$  to  $1.84V_{MAX}$   $V_{out} = +1.05V$   $\pm 2\%$   $I_{out} = 1.7A$  (TBV) RMS MAX  
PCB: 50 to 70mm sq. copper area for cooling

OCP 7A  
MAX 1.3A

